25-03/28/3 0300

JUN 0 TOOL S

To: Commissioner of Patents and Trademarks

Washington, D.C. 20231

Fr: George O. Saile, Reg. No. 19,572

20 McIntosh Drive

Poughkeepsie, N.Y. 12603

Subject:

Serial No. 10/076,244 02/13/02

Simon Chooi et al.

A METHOD OF COPPER/COPPER SURFACE USING A CONDUCTING POLYMER FOR APPLICATION IN IC CHIP BONDING

Grp. Art Unit: 2813

INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation
In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56. Copies of each document is included herewith.

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner of Patents and Trademarks, Washington, D.C. 20231, on May β), 2002.

Stephen B. Ackerman, Reg.# 37761

Signature/Date

5/3/02

- U.S. Patent 5,923,955 to Wong, "Fine Flip Chip Inter-connection", describes a process for creating a flip-chip bonded combination for a first and second integrated circuits using a Ni/Cu/TiN structure.
- U.S. Patent 5,891,756 to Erickson, "Process for Converting a Wire Bond Pad to a Flip Chip Solder Bump Pad and Pad Formed Thereby", describes a method for forming a solder bump pad, and specifically to converting a wire bond pad of a surfacemount IC device to a flip-chip solder bump pad such that the IC device can be flip-chip mounted to a substrate.
- U.S. Patent 5,795,818 to Marrs, "Integrated Circuit Chip to Substrate Interconnection and Method", describes a method of forming an interconnection between bonding pads on an integrated circuit chip and corresponding bonding contacts on a substrate.
- U.S. Patent 5,904,859 to Degani, "Flip Chip Metallization", describes a method for applying under bump metallization (UBM) for solder bump interconnections on interconnection substrates. The UBM comprises a Cu, Cu/Cr, Cr multilayer structure.

CS-99-343C

- U.S. Patent 5,767,009 to Yoshida et al., "Structure of Chip on Chip Mounting Preventing from Crosstalk Noise", describes a method of reducing cross talk noise between stacked semiconductor chips by the use of a chip on chip mounting structure.
- U.S. Patent 5,804,876 to Lake et al., "Electronic Circuit Bonding Interconnect Component and Flip Chip Interconnect Bond", describes a low contact resistance electrical bonding interconnect having a metal bond pad portion and conductive epoxy portion.

Sincerely,

Stephen B. Ackerman, Reg. No. 37761

Form PTO-1449 Doctor (Humber (Openion) ATION DISCLOSURE CITATION IN AN APPLICATION JUN O 4 2002 (US) suveral shouls il nocessary) FHing Dete 2813 U. S'. PATENT DOCUMENTS DOCUMENT HUMBER DATE HULL CLLII עראט פיינע MECULE Y APPROPULTE 5 9 2 3 9 5 5 7 1 3 99 438 108 58917564699 438 108 79581881898 612 18 216 438 613 737 257 FOREIGN PATENT DOCUMENTS Translation DOCUMENT NUMBER OUTE COUNTRY CUSS SUBCLASS YES 100 OTHER DOCUMENTS (Including Luthor, Title, Date, Pertinent Pages, Etc.)

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.

DATE CONMIDERED

DXXXXVCT